Language Selection

English French German Italian Portuguese Spanish

Freescale, University of Florida advance Moore's law

Filed under
Hardware

"Double-gate transistors are becoming a serious candidate for the 45-nm technology node," said Freescale's Chief Technology Officer Dr. Claudine Simson. "The software model developed with the University of Florida moves it one step closer to commercialization.This technology could enable customer applications such as smaller, lighter portable devices with longer battery life, as well as faster computing devices that can handle growing graphic, video, voice and data processing requirements."

Designers can now begin to use this technology to develop end-user products.

"For the first time, the worlds of silicon technology and circuit design for the new breed of transistors have been successfully bridged," said Jerry Fossum, professor at the University of Florida. "We've been in collaboration with Freescale on the new technologies for five years and we hope that this breakthrough and expanded collaboration will open doors to new discoveries within them."

Additionally, Freescale is driving licensing of the University of Florida's double-gate models. "Freescale's license to third parties allows circuit designers to get an early look into the new double-gate devices and enable the creation of novel circuits using these models," said Simson. "Our collaboration with the University of Florida further strengthens Freescale's already strong IP portfolio in the field of multiple-gate MOSFET technologies."

The relentless drive to put more MOSFET transistors on a silicon chip by shrinking the dimensions of the transistors, commonly referred to as Moore's Law, faces increasing obstacles with continued shrinkage of conventional planar transistors. This is due to the difficulty of maintaining control of charge carriers moving through the transistor when using only a single gate. The double-gate transistor mitigates this difficulty by introducing an additional gate to enhance control, paving the way to continued shrinkage. In order to design a silicon chip using double-gate FinFET transistors, an adequate model of the transistor's electrical behavior is required to simulate the intricate and highly complex circuitry on the chip. The double-gate transistor model developed by Freescale and the University of Florida opens the door for the design of new generations of novel microchips that will take advantage of the improved control.

Source.

More in Tux Machines

Linux Kernel 4.14 Now Ready for Mass Deployments as First Point Release Debuts

Renowned Linux kernel developer Greg Kroah-Hartman announced today the Linux 4.14.1 kernel, the first point release of the Linux 4.14 kernel series, which is the first to be supported for the next six years. The Linux 4.14.1 kernel is marked as "stable" on the kernel.org website, giving the green light to OS developers to add it to their repositories. Arch Linux developers have already pushed the Linux 4.14.1 kernel to the "Testing" repositories, for early adopters, so we may soon see a rebase of the operating system on Linux kernel 4.14, which brings major new features like support for AMD Secure Memory Encryption, Heterogeneous Memory Management to support upcoming GPUs, and bigger memory limits in x86 hardware. Read more

LibreOffice 6.0 Beta to Arrive by Week's End for Second Bug Hunting Session

Announced today by Mike Saunders, the event will be held for the first time on a Monday, on November 27, 2017, from 8 a.m. UTC to 10 p.m. UTC. During the event, which will take place online, LibreOffice developers will try to triage and fix as many bugs as possible for the first LibreOffice 6.0 Beta. A few days before the event, The Document Foundation will release the LibreOffice 6.0 Beta 1 builds for GNU/Linux distributions using either the DEB or RPM binary formats, as well as for macOS and Microsoft Windows operating systems. These beta builds can run in parallel with the production version, LibreOffice 5.4. Read more

Today in Techrights

Android Leftovers