RISC-V: France, SiFive, CloudBEAR
-
Codasip Announces a New Design Center in France
Codasip, the leading supplier of customizable RISC-V embedded processor IP, announced its new strategic design center today. It is based in France and the local Codasip team is going to play an important role in the company’s innovation and development plans for the next-generation product IP.
The new Codasip French Design Center started operation in the summer. It is located in Villeneuve Loubet on the Mediterranean coastline in southeast France, near the technology park of Sophia Antipolis where major technology companies such as Bosch, NXP, Thales, and many others have offices.
“As we are expanding the product portfolio and fostering our technology leadership, we need talented senior engineers to support the growth,” explained Karel Masařík, CEO of Codasip. “Sophia Antipolis is an important European location for R&D and technical talent in the semiconductor industry. We are proud to have hired our French colleagues there, close to customers. Their expertise will be a great supplement to that of our main R&D Center in the Czech Republic.”
-
Codasip opens RISC-V design centre in France
Codasip's French design centre outside Sophia-Antipolis will focus on the architecture and verification of RISC-V cores
German RISC-V core designer Codasip has opened a strategic design centre in France for its processor cores based on teh open source RISC_V instruction set architecture (ISA).The centre in Villeneuve Loubet is near Sophia Antipolis where major technology companies such as Bosch, NXP, Thales, and many others have offices.
-
CloudBEAR BM-310 RISC-V MCU core for IoT applications
In the pool of 32-bit RISC-V microcontroller cores (E20 by SiFive, VEGA ET1031 by C-DAC), CloudBEAR showcased its 32-bit small and efficient MCU core – BM-310 at RISC-V GLOBAL FORUM 2020. CloudBEAR works on providing services like processor IP customization, support for RISC-V ISA extensions, product integration within a system-on-chip, and configurable instruction and data cache.
Let’s first look into the CloudBEAR processor IP portfolio. It has three different product lines- BM series, BR series, and BI series. First, the BM series targets small and efficient MCUs cores. Second, the BR series targets fast and compact embedded cores. The third and most important BI series is about Linux capable application cores. In this article, we will look into the details of BM-310, which is the RISC-V MCU core for embedded and IoT solutions.
- Login or register to post comments
- Printer-friendly version
- 3877 reads
- PDF version
More in Tux Machines
- Highlights
- Front Page
- Latest Headlines
- Archive
- Recent comments
- All-Time Popular Stories
- Hot Topics
- New Members
digiKam 7.7.0 is releasedAfter three months of active maintenance and another bug triage, the digiKam team is proud to present version 7.7.0 of its open source digital photo manager. See below the list of most important features coming with this release. |
Dilution and Misuse of the "Linux" Brand
|
Samsung, Red Hat to Work on Linux Drivers for Future TechThe metaverse is expected to uproot system design as we know it, and Samsung is one of many hardware vendors re-imagining data center infrastructure in preparation for a parallel 3D world. Samsung is working on new memory technologies that provide faster bandwidth inside hardware for data to travel between CPUs, storage and other computing resources. The company also announced it was partnering with Red Hat to ensure these technologies have Linux compatibility. |
today's howtos
|
Initial Support For Booting RISC-V Hardware Via EFI Sent In...
Initial Support For Booting RISC-V Hardware Via EFI Sent In For Linux 5.10